Skip to content

Hardware Tutorials #1391

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
Chris-Sahyouni opened this issue Mar 21, 2025 · 0 comments
Open

Hardware Tutorials #1391

Chris-Sahyouni opened this issue Mar 21, 2025 · 0 comments

Comments

@Chris-Sahyouni
Copy link

Are there any resources for building your own CPU in Verilog? I know there are plenty for emulation/virtual machines but I'm interested in implementing features like pipelining, caching, branch prediction, etc.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@Chris-Sahyouni