Skip to content

Commit d81c19f

Browse files
z3ntuz3ntu
committed
WIP Add MSM8974
1 parent 6444cf9 commit d81c19f

File tree

2 files changed

+296
-0
lines changed

2 files changed

+296
-0
lines changed

‎meson.build

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -12,6 +12,7 @@ project('debugcc',
1212
platforms = [
1313
'ipq8064',
1414
'msm8936',
15+
'msm8974',
1516
'msm8994',
1617
'msm8996',
1718
'msm8998',

‎msm8974.c

Lines changed: 295 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,295 @@
1+
/*
2+
* Copyright (c) 2023, Linaro Ltd.
3+
* All rights reserved.
4+
*
5+
* Redistribution and use in source and binary forms, with or without
6+
* modification, are permitted provided that the following conditions are met:
7+
*
8+
* 1. Redistributions of source code must retain the above copyright notice,
9+
* this list of conditions and the following disclaimer.
10+
*
11+
* 2. Redistributions in binary form must reproduce the above copyright notice,
12+
* this list of conditions and the following disclaimer in the documentation
13+
* and/or other materials provided with the distribution.
14+
*
15+
* 3. Neither the name of the copyright holder nor the names of its contributors
16+
* may be used to endorse or promote products derived from this software without
17+
* specific prior written permission.
18+
*
19+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
20+
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21+
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22+
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
23+
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
24+
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
25+
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
26+
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
27+
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
28+
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
29+
* POSSIBILITY OF SUCH DAMAGE.
30+
*/
31+
#include <sys/mman.h>
32+
#include <err.h>
33+
#include <fcntl.h>
34+
#include <stdio.h>
35+
#include <stdint.h>
36+
#include <stdlib.h>
37+
#include <string.h>
38+
#include <unistd.h>
39+
40+
#include "debugcc.h"
41+
42+
static struct gcc_mux gcc = {
43+
.mux = {
44+
.phys = 0xfc400000,
45+
.size = 0x4000,
46+
47+
.measure = measure_gcc,
48+
49+
// GCC_DEBUG_CLK_CTL_REG = 0x1880
50+
.enable_reg = 0x62004, // FIXME
51+
.enable_mask = BIT(0), // FIXME
52+
53+
.mux_reg = 0x62024, // FIXME
54+
.mux_mask = 0x3ff, // FIXME
55+
56+
.div_reg = 0x62000, // FIXME
57+
.div_mask = 0xf, // FIXME
58+
.div_val = 2, // FIXME
59+
},
60+
61+
.xo_div4_reg = 0x62008,
62+
.debug_ctl_reg = 0x62048,
63+
.debug_status_reg = 0x6204c,
64+
};
65+
66+
static struct debug_mux mmss = { // FIXME
67+
.phys = 0xfd8c0000,
68+
.size = 0x40000,
69+
.block_name = "mmss",
70+
71+
.measure = measure_leaf,
72+
.parent = &gcc.mux,
73+
.parent_mux_val = 0x6a, // FIXME
74+
75+
.enable_reg = 0x14008, // FIXME
76+
.enable_mask = BIT(0), // FIXME
77+
78+
.mux_reg = 0x16000, // FIXME
79+
.mux_mask = 0xff, // FIXME
80+
};
81+
82+
static struct debug_mux lpass = { // FIXME
83+
.phys = 0xfe000000,
84+
.size = 0x40000,
85+
.block_name = "lpass",
86+
87+
.measure = measure_leaf,
88+
.parent = &gcc.mux,
89+
.parent_mux_val = 0x6f, // FIXME
90+
91+
.enable_reg = 0xd004, // FIXME
92+
.enable_mask = BIT(0), // FIXME
93+
94+
.mux_reg = 0x11000, // FIXME
95+
.mux_mask = 0x1ff, // FIXME
96+
};
97+
98+
// static struct debug_mux apcs = { // FIXME
99+
// .phys = 0xf9011000,
100+
// .size = 0x1000,
101+
// .block_name = "apcs",
102+
//
103+
// .measure = measure_leaf,
104+
// .parent = &gcc.mux,
105+
// .parent_mux_val = 0x18d, // FIXME
106+
//
107+
// .enable_reg = 0x9274, // FIXME
108+
// .enable_mask = BIT(0), // FIXME
109+
//
110+
// .mux_reg = 0x9564, // FIXME
111+
// .mux_mask = 0xff, // FIXME
112+
// };
113+
114+
static struct measure_clk msm8974_clocks[] = {
115+
/* GCC entries */
116+
{ "gcc_pdm_ahb_clk", &gcc.mux, 0x00d0 },
117+
{ "gcc_blsp2_qup1_i2c_apps_clk", &gcc.mux, 0x00ab },
118+
{ "gcc_blsp2_qup3_spi_apps_clk", &gcc.mux, 0x00b3 },
119+
{ "gcc_blsp2_uart5_apps_clk", &gcc.mux, 0x00be },
120+
{ "gcc_usb30_master_clk", &gcc.mux, 0x0050 },
121+
{ "gcc_blsp2_qup3_i2c_apps_clk", &gcc.mux, 0x00b4 },
122+
{ "gcc_usb_hsic_system_clk", &gcc.mux, 0x0059 },
123+
{ "gcc_sdcc1_cdccal_sleep_clk", &gcc.mux, 0x006a },
124+
{ "gcc_sdcc1_cdccal_ff_clk", &gcc.mux, 0x006b },
125+
{ "gcc_blsp2_uart3_apps_clk", &gcc.mux, 0x00b5 },
126+
{ "gcc_usb_hsic_io_cal_clk", &gcc.mux, 0x005b },
127+
{ "gcc_ce2_axi_clk", &gcc.mux, 0x0141 },
128+
{ "gcc_sdcc3_ahb_clk", &gcc.mux, 0x0079 },
129+
{ "gcc_blsp1_qup5_i2c_apps_clk", &gcc.mux, 0x009d },
130+
{ "gcc_blsp1_qup1_spi_apps_clk", &gcc.mux, 0x008a },
131+
{ "gcc_blsp2_uart4_apps_clk", &gcc.mux, 0x00ba },
132+
{ "gcc_ce2_clk", &gcc.mux, 0x0140 },
133+
{ "gcc_blsp1_uart2_apps_clk", &gcc.mux, 0x0091 },
134+
{ "gcc_sdcc1_ahb_clk", &gcc.mux, 0x0069 },
135+
{ "gcc_mss_cfg_ahb_clk", &gcc.mux, 0x0030 },
136+
{ "gcc_tsif_ahb_clk", &gcc.mux, 0x00e8 },
137+
{ "gcc_sdcc4_ahb_clk", &gcc.mux, 0x0081 },
138+
{ "gcc_blsp1_qup4_spi_apps_clk", &gcc.mux, 0x0098 },
139+
{ "gcc_blsp2_qup4_spi_apps_clk", &gcc.mux, 0x00b8 },
140+
{ "gcc_blsp1_qup3_spi_apps_clk", &gcc.mux, 0x0093 },
141+
{ "gcc_blsp1_qup6_i2c_apps_clk", &gcc.mux, 0x00a2 },
142+
{ "gcc_blsp2_qup6_i2c_apps_clk", &gcc.mux, 0x00c2 },
143+
{ "gcc_bam_dma_ahb_clk", &gcc.mux, 0x00e0 },
144+
{ "gcc_sdcc3_apps_clk", &gcc.mux, 0x0078 },
145+
{ "gcc_usb_hs_system_clk", &gcc.mux, 0x0060 },
146+
{ "gcc_blsp1_ahb_clk", &gcc.mux, 0x0088 },
147+
{ "gcc_sdcc1_apps_clk", &gcc.mux, 0x0068 },
148+
{ "gcc_blsp2_qup5_i2c_apps_clk", &gcc.mux, 0x00bd },
149+
{ "gcc_blsp1_uart4_apps_clk", &gcc.mux, 0x009a },
150+
{ "gcc_blsp2_qup2_spi_apps_clk", &gcc.mux, 0x00ae },
151+
{ "gcc_blsp2_qup6_spi_apps_clk", &gcc.mux, 0x00c1 },
152+
{ "gcc_blsp2_uart2_apps_clk", &gcc.mux, 0x00b1 },
153+
{ "gcc_blsp1_qup2_spi_apps_clk", &gcc.mux, 0x008e },
154+
{ "gcc_usb_hsic_ahb_clk", &gcc.mux, 0x0058 },
155+
{ "gcc_blsp1_uart3_apps_clk", &gcc.mux, 0x0095 },
156+
{ "gcc_usb30_mock_utmi_clk", &gcc.mux, 0x0052 },
157+
{ "gcc_ce1_axi_clk", &gcc.mux, 0x0139 },
158+
{ "gcc_sdcc4_apps_clk", &gcc.mux, 0x0080 },
159+
{ "gcc_blsp1_qup5_spi_apps_clk", &gcc.mux, 0x009c },
160+
{ "gcc_usb_hs_ahb_clk", &gcc.mux, 0x0061 },
161+
{ "gcc_blsp1_qup6_spi_apps_clk", &gcc.mux, 0x00a1 },
162+
{ "gcc_blsp2_qup2_i2c_apps_clk", &gcc.mux, 0x00b0 },
163+
{ "gcc_prng_ahb_clk", &gcc.mux, 0x00d8 },
164+
{ "gcc_blsp1_qup3_i2c_apps_clk", &gcc.mux, 0x0094 },
165+
{ "gcc_usb_hsic_clk", &gcc.mux, 0x005a },
166+
{ "gcc_blsp1_uart6_apps_clk", &gcc.mux, 0x00a3 },
167+
{ "gcc_sdcc2_apps_clk", &gcc.mux, 0x0070 },
168+
{ "gcc_tsif_ref_clk", &gcc.mux, 0x00e9 },
169+
{ "gcc_blsp1_uart1_apps_clk", &gcc.mux, 0x008c },
170+
{ "gcc_blsp2_qup5_spi_apps_clk", &gcc.mux, 0x00bc },
171+
{ "gcc_blsp1_qup4_i2c_apps_clk", &gcc.mux, 0x0099 },
172+
{ "gcc_mmss_noc_cfg_ahb_clk", &gcc.mux, 0x002a },
173+
{ "gcc_blsp2_ahb_clk", &gcc.mux, 0x00a8 },
174+
{ "gcc_boot_rom_ahb_clk", &gcc.mux, 0x00f8 },
175+
{ "gcc_ce1_ahb_clk", &gcc.mux, 0x013a },
176+
{ "gcc_pdm2_clk", &gcc.mux, 0x00d2 },
177+
{ "gcc_blsp2_qup4_i2c_apps_clk", &gcc.mux, 0x00b9 },
178+
{ "gcc_ce2_ahb_clk", &gcc.mux, 0x0142 },
179+
{ "gcc_blsp1_uart5_apps_clk", &gcc.mux, 0x009e },
180+
{ "gcc_blsp2_qup1_spi_apps_clk", &gcc.mux, 0x00aa },
181+
{ "gcc_blsp1_qup2_i2c_apps_clk", &gcc.mux, 0x0090 },
182+
{ "gcc_blsp2_uart1_apps_clk", &gcc.mux, 0x00ac },
183+
{ "gcc_blsp1_qup1_i2c_apps_clk", &gcc.mux, 0x008b },
184+
{ "gcc_blsp2_uart6_apps_clk", &gcc.mux, 0x00c3 },
185+
{ "gcc_sdcc2_ahb_clk", &gcc.mux, 0x0071 },
186+
{ "gcc_usb30_sleep_clk", &gcc.mux, 0x0051 },
187+
{ "gcc_usb2a_phy_sleep_clk", &gcc.mux, 0x0063 },
188+
{ "gcc_usb2b_phy_sleep_clk", &gcc.mux, 0x0064 },
189+
{ "gcc_sys_noc_usb3_axi_clk", &gcc.mux, 0x0001 },
190+
{ "gcc_ocmem_noc_cfg_ahb_clk", &gcc.mux, 0x0029 },
191+
{ "gcc_ce1_clk", &gcc.mux, 0x0138 },
192+
{ "gcc_lpass_q6_axi_clk", &gcc.mux, 0x0160 },
193+
{ "gcc_mss_q6_bimc_axi_clk", &gcc.mux, 0x0031 },
194+
{ "cnoc_clk", &gcc.mux, 0x0008 },
195+
{ "pnoc_clk", &gcc.mux, 0x0010 },
196+
{ "snoc_clk", &gcc.mux, 0x0000 },
197+
{ "bimc_clk", &gcc.mux, 0x0155 },
198+
{ "wcnss_m_clk", &gcc.mux, 0x0198 },
199+
/* MMSS entries */
200+
{ "mmss_mmssnoc_axi_clk", &mmss, 0x0004 },
201+
{ "ocmemnoc_clk", &mmss, 0x0007 },
202+
{ "ocmemcx_ocmemnoc_clk", &mmss, 0x0009 },
203+
{ "camss_cci_cci_ahb_clk", &mmss, 0x002e },
204+
{ "camss_cci_cci_clk", &mmss, 0x002d },
205+
{ "camss_csi0_ahb_clk", &mmss, 0x0042 },
206+
{ "camss_csi0_clk", &mmss, 0x0041 },
207+
{ "camss_csi0phy_clk", &mmss, 0x0043 },
208+
{ "camss_csi0pix_clk", &mmss, 0x0045 },
209+
{ "camss_csi0rdi_clk", &mmss, 0x0044 },
210+
{ "camss_csi1_ahb_clk", &mmss, 0x0047 },
211+
{ "camss_csi1_clk", &mmss, 0x0046 },
212+
{ "camss_csi1phy_clk", &mmss, 0x0048 },
213+
{ "camss_csi1pix_clk", &mmss, 0x004a },
214+
{ "camss_csi1rdi_clk", &mmss, 0x0049 },
215+
{ "camss_csi2_ahb_clk", &mmss, 0x004c },
216+
{ "camss_csi2_clk", &mmss, 0x004b },
217+
{ "camss_csi2phy_clk", &mmss, 0x004d },
218+
{ "camss_csi2pix_clk", &mmss, 0x004f },
219+
{ "camss_csi2rdi_clk", &mmss, 0x004e },
220+
{ "camss_csi3_ahb_clk", &mmss, 0x0051 },
221+
{ "camss_csi3_clk", &mmss, 0x0050 },
222+
{ "camss_csi3phy_clk", &mmss, 0x0052 },
223+
{ "camss_csi3pix_clk", &mmss, 0x0054 },
224+
{ "camss_csi3rdi_clk", &mmss, 0x0053 },
225+
{ "camss_csi_vfe0_clk", &mmss, 0x003f },
226+
{ "camss_csi_vfe1_clk", &mmss, 0x0040 },
227+
{ "camss_gp0_clk", &mmss, 0x0027 },
228+
{ "camss_gp1_clk", &mmss, 0x0028 },
229+
{ "camss_ispif_ahb_clk", &mmss, 0x0055 },
230+
{ "camss_jpeg_jpeg0_clk", &mmss, 0x0032 },
231+
{ "camss_jpeg_jpeg1_clk", &mmss, 0x0033 },
232+
{ "camss_jpeg_jpeg2_clk", &mmss, 0x0034 },
233+
{ "camss_jpeg_jpeg_ahb_clk", &mmss, 0x0035 },
234+
{ "camss_jpeg_jpeg_axi_clk", &mmss, 0x0036 },
235+
{ "camss_jpeg_jpeg_ocmemnoc_clk", &mmss, 0x0037 },
236+
{ "camss_mclk0_clk", &mmss, 0x0029 },
237+
{ "camss_mclk1_clk", &mmss, 0x002a },
238+
{ "camss_mclk2_clk", &mmss, 0x002b },
239+
{ "camss_mclk3_clk", &mmss, 0x002c },
240+
{ "camss_micro_ahb_clk", &mmss, 0x0026 },
241+
{ "camss_phy0_csi0phytimer_clk", &mmss, 0x002f },
242+
{ "camss_phy1_csi1phytimer_clk", &mmss, 0x0030 },
243+
{ "camss_phy2_csi2phytimer_clk", &mmss, 0x0031 },
244+
{ "camss_top_ahb_clk", &mmss, 0x0025 },
245+
{ "camss_vfe_cpp_ahb_clk", &mmss, 0x003b },
246+
{ "camss_vfe_cpp_clk", &mmss, 0x003a },
247+
{ "camss_vfe_vfe0_clk", &mmss, 0x0038 },
248+
{ "camss_vfe_vfe1_clk", &mmss, 0x0039 },
249+
{ "camss_vfe_vfe_ahb_clk", &mmss, 0x003c },
250+
{ "camss_vfe_vfe_axi_clk", &mmss, 0x003d },
251+
{ "camss_vfe_vfe_ocmemnoc_clk", &mmss, 0x003e },
252+
{ "oxilicx_axi_clk", &mmss, 0x000b },
253+
{ "oxilicx_ahb_clk", &mmss, 0x000c },
254+
{ "ocmemcx_ocmemnoc_clk", &mmss, 0x0009 },
255+
{ "oxili_gfx3d_clk", &mmss, 0x000d },
256+
{ "venus0_axi_clk", &mmss, 0x000f },
257+
{ "venus0_ocmemnoc_clk", &mmss, 0x0010 },
258+
{ "venus0_ahb_clk", &mmss, 0x0011 },
259+
{ "venus0_vcodec0_clk", &mmss, 0x000e },
260+
{ "mmss_s0_axi_clk", &mmss, 0x0005 },
261+
{ "mmssnoc_ahb_clk", &mmss, 0x0001 },
262+
{ "mdss_ahb_clk", &mmss, 0x0022 },
263+
{ "mdss_hdmi_clk", &mmss, 0x001d },
264+
{ "mdss_mdp_clk", &mmss, 0x0014 },
265+
{ "mdss_mdp_lut_clk", &mmss, 0x0015 },
266+
{ "mdss_axi_clk", &mmss, 0x0024 },
267+
{ "mdss_vsync_clk", &mmss, 0x001c },
268+
{ "mdss_esc0_clk", &mmss, 0x0020 },
269+
{ "mdss_esc1_clk", &mmss, 0x0021 },
270+
{ "mdss_edpaux_clk", &mmss, 0x001b },
271+
{ "mdss_byte0_clk", &mmss, 0x001e },
272+
{ "mdss_byte1_clk", &mmss, 0x001f },
273+
{ "mdss_edplink_clk", &mmss, 0x001a },
274+
{ "mdss_edppixel_clk", &mmss, 0x0019 },
275+
{ "mdss_extpclk_clk", &mmss, 0x0018 },
276+
{ "mdss_hdmi_ahb_clk", &mmss, 0x0023 },
277+
{ "mdss_pclk0_clk", &mmss, 0x0016 },
278+
{ "mdss_pclk1_clk", &mmss, 0x0017 },
279+
/* LPASS entries */
280+
{ "q6ss_xo_clk", &lpass, 0x002b },
281+
{ "q6ss_ahb_lfabif_clk", &lpass, 0x001e },
282+
{ "q6ss_ahbm_clk", &lpass, 0x001d },
283+
/* APCS entries */
284+
// { "krait0_m_clk", &apcs, 0x00 },
285+
// { "krait1_m_clk", &apcs, 0x01 },
286+
// { "krait2_m_clk", &apcs, 0x02 },
287+
// { "krait3_m_clk", &apcs, 0x03 },
288+
// { "l2_m_clk", &apcs, 0x04 },
289+
{}
290+
};
291+
292+
struct debugcc_platform msm8974_debugcc = {
293+
"msm8974",
294+
msm8974_clocks,
295+
};

0 commit comments

Comments
 (0)