Skip to content

Commit 3ac3e3e

Browse files
tclin914tclin914
committed
[RISCV] Remove B and Zbc extension from Andes series cpus.
The Andes CPU is configurable with optional extensions. The minimal required extension set does not include `B` and `Zbc` extensions. So we decided to remove them.
1 parent 6157028 commit 3ac3e3e

File tree

7 files changed

+1
-31
lines changed

7 files changed

+1
-31
lines changed

‎clang/test/Driver/print-enabled-extensions/riscv-andes-a25.c

Lines changed: 0 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,6 @@
1010
// CHECK-NEXT: f 2.2 'F' (Single-Precision Floating-Point)
1111
// CHECK-NEXT: d 2.2 'D' (Double-Precision Floating-Point)
1212
// CHECK-NEXT: c 2.0 'C' (Compressed Instructions)
13-
// CHECK-NEXT: b 1.0 'B' (the collection of the Zba, Zbb, Zbs extensions)
1413
// CHECK-NEXT: zicsr 2.0 'Zicsr' (CSRs)
1514
// CHECK-NEXT: zifencei 2.0 'Zifencei' (fence.i)
1615
// CHECK-NEXT: zmmul 1.0 'Zmmul' (Integer Multiplication)
@@ -19,10 +18,6 @@
1918
// CHECK-NEXT: zca 1.0 'Zca' (part of the C extension, excluding compressed floating point loads/stores)
2019
// CHECK-NEXT: zcd 1.0 'Zcd' (Compressed Double-Precision Floating-Point Instructions)
2120
// CHECK-NEXT: zcf 1.0 'Zcf' (Compressed Single-Precision Floating-Point Instructions)
22-
// CHECK-NEXT: zba 1.0 'Zba' (Address Generation Instructions)
23-
// CHECK-NEXT: zbb 1.0 'Zbb' (Basic Bit-Manipulation)
24-
// CHECK-NEXT: zbc 1.0 'Zbc' (Carry-Less Multiplication)
25-
// CHECK-NEXT: zbs 1.0 'Zbs' (Single-Bit Instructions)
2621
// CHECK-NEXT: xandesperf 5.0 'XAndesPerf' (Andes Performance Extension)
2722
// CHECK-EMPTY:
2823
// CHECK-NEXT: Experimental extensions

‎clang/test/Driver/print-enabled-extensions/riscv-andes-a45.c

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,6 @@
1010
// CHECK-NEXT: f 2.2 'F' (Single-Precision Floating-Point)
1111
// CHECK-NEXT: d 2.2 'D' (Double-Precision Floating-Point)
1212
// CHECK-NEXT: c 2.0 'C' (Compressed Instructions)
13-
// CHECK-NEXT: b 1.0 'B' (the collection of the Zba, Zbb, Zbs extensions)
1413
// CHECK-NEXT: zicsr 2.0 'Zicsr' (CSRs)
1514
// CHECK-NEXT: zifencei 2.0 'Zifencei' (fence.i)
1615
// CHECK-NEXT: zmmul 1.0 'Zmmul' (Integer Multiplication)
@@ -19,9 +18,6 @@
1918
// CHECK-NEXT: zca 1.0 'Zca' (part of the C extension, excluding compressed floating point loads/stores)
2019
// CHECK-NEXT: zcd 1.0 'Zcd' (Compressed Double-Precision Floating-Point Instructions)
2120
// CHECK-NEXT: zcf 1.0 'Zcf' (Compressed Single-Precision Floating-Point Instructions)
22-
// CHECK-NEXT: zba 1.0 'Zba' (Address Generation Instructions)
23-
// CHECK-NEXT: zbb 1.0 'Zbb' (Basic Bit-Manipulation)
24-
// CHECK-NEXT: zbs 1.0 'Zbs' (Single-Bit Instructions)
2521
// CHECK-NEXT: xandesperf 5.0 'XAndesPerf' (Andes Performance Extension)
2622
// CHECK-EMPTY:
2723
// CHECK-NEXT: Experimental extensions

‎clang/test/Driver/print-enabled-extensions/riscv-andes-ax25.c

Lines changed: 0 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -10,18 +10,13 @@
1010
// CHECK-NEXT: f 2.2 'F' (Single-Precision Floating-Point)
1111
// CHECK-NEXT: d 2.2 'D' (Double-Precision Floating-Point)
1212
// CHECK-NEXT: c 2.0 'C' (Compressed Instructions)
13-
// CHECK-NEXT: b 1.0 'B' (the collection of the Zba, Zbb, Zbs extensions)
1413
// CHECK-NEXT: zicsr 2.0 'Zicsr' (CSRs)
1514
// CHECK-NEXT: zifencei 2.0 'Zifencei' (fence.i)
1615
// CHECK-NEXT: zmmul 1.0 'Zmmul' (Integer Multiplication)
1716
// CHECK-NEXT: zaamo 1.0 'Zaamo' (Atomic Memory Operations)
1817
// CHECK-NEXT: zalrsc 1.0 'Zalrsc' (Load-Reserved/Store-Conditional)
1918
// CHECK-NEXT: zca 1.0 'Zca' (part of the C extension, excluding compressed floating point loads/stores)
2019
// CHECK-NEXT: zcd 1.0 'Zcd' (Compressed Double-Precision Floating-Point Instructions)
21-
// CHECK-NEXT: zba 1.0 'Zba' (Address Generation Instructions)
22-
// CHECK-NEXT: zbb 1.0 'Zbb' (Basic Bit-Manipulation)
23-
// CHECK-NEXT: zbc 1.0 'Zbc' (Carry-Less Multiplication)
24-
// CHECK-NEXT: zbs 1.0 'Zbs' (Single-Bit Instructions)
2520
// CHECK-NEXT: xandesperf 5.0 'XAndesPerf' (Andes Performance Extension)
2621
// CHECK-EMPTY:
2722
// CHECK-NEXT: Experimental extensions

‎clang/test/Driver/print-enabled-extensions/riscv-andes-ax45.c

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -10,17 +10,13 @@
1010
// CHECK-NEXT: f 2.2 'F' (Single-Precision Floating-Point)
1111
// CHECK-NEXT: d 2.2 'D' (Double-Precision Floating-Point)
1212
// CHECK-NEXT: c 2.0 'C' (Compressed Instructions)
13-
// CHECK-NEXT: b 1.0 'B' (the collection of the Zba, Zbb, Zbs extensions)
1413
// CHECK-NEXT: zicsr 2.0 'Zicsr' (CSRs)
1514
// CHECK-NEXT: zifencei 2.0 'Zifencei' (fence.i)
1615
// CHECK-NEXT: zmmul 1.0 'Zmmul' (Integer Multiplication)
1716
// CHECK-NEXT: zaamo 1.0 'Zaamo' (Atomic Memory Operations)
1817
// CHECK-NEXT: zalrsc 1.0 'Zalrsc' (Load-Reserved/Store-Conditional)
1918
// CHECK-NEXT: zca 1.0 'Zca' (part of the C extension, excluding compressed floating point loads/stores)
2019
// CHECK-NEXT: zcd 1.0 'Zcd' (Compressed Double-Precision Floating-Point Instructions)
21-
// CHECK-NEXT: zba 1.0 'Zba' (Address Generation Instructions)
22-
// CHECK-NEXT: zbb 1.0 'Zbb' (Basic Bit-Manipulation)
23-
// CHECK-NEXT: zbs 1.0 'Zbs' (Single-Bit Instructions)
2420
// CHECK-NEXT: xandesperf 5.0 'XAndesPerf' (Andes Performance Extension)
2521
// CHECK-EMPTY:
2622
// CHECK-NEXT: Experimental extensions

‎clang/test/Driver/print-enabled-extensions/riscv-andes-n45.c

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,6 @@
1010
// CHECK-NEXT: f 2.2 'F' (Single-Precision Floating-Point)
1111
// CHECK-NEXT: d 2.2 'D' (Double-Precision Floating-Point)
1212
// CHECK-NEXT: c 2.0 'C' (Compressed Instructions)
13-
// CHECK-NEXT: b 1.0 'B' (the collection of the Zba, Zbb, Zbs extensions)
1413
// CHECK-NEXT: zicsr 2.0 'Zicsr' (CSRs)
1514
// CHECK-NEXT: zifencei 2.0 'Zifencei' (fence.i)
1615
// CHECK-NEXT: zmmul 1.0 'Zmmul' (Integer Multiplication)
@@ -19,9 +18,6 @@
1918
// CHECK-NEXT: zca 1.0 'Zca' (part of the C extension, excluding compressed floating point loads/stores)
2019
// CHECK-NEXT: zcd 1.0 'Zcd' (Compressed Double-Precision Floating-Point Instructions)
2120
// CHECK-NEXT: zcf 1.0 'Zcf' (Compressed Single-Precision Floating-Point Instructions)
22-
// CHECK-NEXT: zba 1.0 'Zba' (Address Generation Instructions)
23-
// CHECK-NEXT: zbb 1.0 'Zbb' (Basic Bit-Manipulation)
24-
// CHECK-NEXT: zbs 1.0 'Zbs' (Single-Bit Instructions)
2521
// CHECK-NEXT: xandesperf 5.0 'XAndesPerf' (Andes Performance Extension)
2622
// CHECK-EMPTY:
2723
// CHECK-NEXT: Experimental extensions

‎llvm/lib/Target/RISCV/RISCVProcessors.td

Lines changed: 0 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -703,8 +703,6 @@ def ANDES_A25 : RISCVProcessorModel<"andes-a25",
703703
FeatureStdExtF,
704704
FeatureStdExtD,
705705
FeatureStdExtC,
706-
FeatureStdExtB,
707-
FeatureStdExtZbc,
708706
FeatureVendorXAndesPerf]>;
709707

710708
def ANDES_AX25 : RISCVProcessorModel<"andes-ax25",
@@ -718,8 +716,6 @@ def ANDES_AX25 : RISCVProcessorModel<"andes-ax25",
718716
FeatureStdExtF,
719717
FeatureStdExtD,
720718
FeatureStdExtC,
721-
FeatureStdExtB,
722-
FeatureStdExtZbc,
723719
FeatureVendorXAndesPerf]>;
724720

725721
def ANDES_45 : RISCVTuneProcessorModel<"andes-45-series",
@@ -736,7 +732,6 @@ def ANDES_N45 : RISCVProcessorModel<"andes-n45",
736732
FeatureStdExtF,
737733
FeatureStdExtD,
738734
FeatureStdExtC,
739-
FeatureStdExtB,
740735
FeatureVendorXAndesPerf]>;
741736

742737
def ANDES_NX45 : RISCVProcessorModel<"andes-nx45",
@@ -750,7 +745,6 @@ def ANDES_NX45 : RISCVProcessorModel<"andes-nx45",
750745
FeatureStdExtF,
751746
FeatureStdExtD,
752747
FeatureStdExtC,
753-
FeatureStdExtB,
754748
FeatureVendorXAndesPerf]>;
755749

756750
def ANDES_A45 : RISCVProcessorModel<"andes-a45",
@@ -764,7 +758,6 @@ def ANDES_A45 : RISCVProcessorModel<"andes-a45",
764758
FeatureStdExtF,
765759
FeatureStdExtD,
766760
FeatureStdExtC,
767-
FeatureStdExtB,
768761
FeatureVendorXAndesPerf]>;
769762

770763
def ANDES_AX45 : RISCVProcessorModel<"andes-ax45",
@@ -778,5 +771,4 @@ def ANDES_AX45 : RISCVProcessorModel<"andes-ax45",
778771
FeatureStdExtF,
779772
FeatureStdExtD,
780773
FeatureStdExtC,
781-
FeatureStdExtB,
782774
FeatureVendorXAndesPerf]>;

‎llvm/test/tools/llvm-mca/RISCV/Andes45/gpr.s

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
2-
# RUN: llvm-mca -mtriple=riscv64 -mcpu=andes-nx45 -mattr=+zbc -timeline -iterations=1 < %s | FileCheck %s
2+
# RUN: llvm-mca -mtriple=riscv64 -mcpu=andes-nx45 -mattr=+b,+zbc -timeline -iterations=1 < %s | FileCheck %s
33

44
# Two ALUs without dependency can be dispatched in the same cycle.
55
add a0, a0, a0

0 commit comments

Comments
 (0)