Skip to content

VHDL Syntax Highlighting Request #3202

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
denwarenjii opened this issue Feb 4, 2025 · 2 comments
Open

VHDL Syntax Highlighting Request #3202

denwarenjii opened this issue Feb 4, 2025 · 2 comments
Labels

Comments

@denwarenjii
Copy link

Hello, and thank you for maintaining this package. I would like to request VHDL highlighting to be included. there are multiple packages on packagecontrol with more than 10k downloads.

https://packagecontrol.io/packages/VHDL%20Mode
https://packagecontrol.io/packages/Smart%20VHDL
https://packagecontrol.io/packages/VHDL

Thank you.

@keith-hall
Copy link
Collaborator

Have you used any of these syntaxes locally, and can recommend one over the others?
Out of those 3 packages, it looks like Smart VHDL is the most recently maintained one.

@denwarenjii
Copy link
Author

I've used VHDL Mode and Smart VHDL and they are pretty similar, but Smart VHDL seems to highlight more things such as custom types.

Image

The left is Smart VHDL and the right is VHDL Mode. I have not used sublime-vhdl because it provides a tmLanguage file instead of sublime-syntax (also, it looks abandoned). I would recommend Smart VHDL.

@keith-hall keith-hall added the good first issue Good for newcomers label Feb 15, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

No branches or pull requests

2 participants