|
| 1 | +{ |
| 2 | + "name": "M5Stack CoreS3", |
| 3 | + "version": 1, |
| 4 | + "description": "CoreS3 is the third generation of the M5Stack Core series. Powered by the ESP32-S3 solution, this kit features a dual-core Xtensa LX7 processor running at 240MHz", |
| 5 | + "author": "Ariella Eliassaf", |
| 6 | + "width": 100.207, |
| 7 | + "height": 106.458, |
| 8 | + "mcu": "esp32-s3", |
| 9 | + "fqbn": "esp32:esp32:m5stack_cores3", |
| 10 | + |
| 11 | + "pins": { |
| 12 | + /*left side*/ |
| 13 | + "GND.1": { "x": 95.3, "y": 27.1, "target": "GND", "tooltip": "left" }, |
| 14 | + "GND.2": { "x": 95.3, "y": 29.64, "target": "GND", "tooltip": "left" }, |
| 15 | + "GND.3": { "x": 95.3, "y": 32.18, "target": "GND", "tooltip": "left" }, |
| 16 | + "G37": { "x": 95.3, "y": 34.72, "target": "GPIO37", "tooltip": "left" }, |
| 17 | + "G35": { "x": 95.3, "y": 37.26, "target": "GPIO35", "tooltip": "left" }, |
| 18 | + "G36": { "x": 95.3, "y": 39.8, "target": "GPIO36", "tooltip": "left" }, |
| 19 | + "G44": { "x": 95.3, "y": 42.34, "target": "GPIO44", "tooltip": "left" }, |
| 20 | + "G18": { "x": 95.3, "y": 44.88, "target": "GPIO18", "tooltip": "left" }, |
| 21 | + "G12": { "x": 95.3, "y": 47.42, "target": "GPIO12", "tooltip": "left" }, |
| 22 | + "G2": { "x": 95.3, "y": 49.96, "target": "GPIO2", "tooltip": "left" }, |
| 23 | + "G6": { "x": 95.3, "y": 52.5, "target": "GPIO36", "tooltip": "left" }, |
| 24 | + "G13": { "x": 95.3, "y": 55.04, "target": "GPIO13", "tooltip": "left" }, |
| 25 | + |
| 26 | + /*right side*/ |
| 27 | + "G10": { "x": 97.84, "y": 27.1, "target": "GPIO10" }, |
| 28 | + "G8": { "x": 97.84, "y": 29.64, "target": "GPIO8" }, |
| 29 | + "RST.1": { "x": 97.84, "y": 32.18, "target": "NRST" }, |
| 30 | + "G5": { "x": 97.84, "y": 34.72, "target": "GPIO5" }, |
| 31 | + "G9": { "x": 97.84, "y": 37.26, "target": "GPIO9" }, |
| 32 | + "3V3.1": { "x": 97.84, "y": 39.8, "target": "power(3.3)" }, |
| 33 | + "G43": { "x": 97.84, "y": 42.34, "target": "GPIO43" }, |
| 34 | + "G17": { "x": 97.84, "y": 44.88, "target": "GPIO17" }, |
| 35 | + "G11": { "x": 97.84, "y": 47.42, "target": "GPIO11" }, |
| 36 | + "G1": { "x": 97.84, "y": 49.96, "target": "GPIO1" }, |
| 37 | + "G7": { "x": 97.84, "y": 52.5, "target": "GPIO7" }, |
| 38 | + "G0": { "x": 97.84, "y": 55.04, "target": "GPIO0" }, |
| 39 | + "G14": { "x": 97.84, "y": 57.58, "target": "GPIO14" }, |
| 40 | + "5V.1": { "x": 97.84, "y": 60.12, "target": "power(5)" }, |
| 41 | + "BAT": { "x": 97.84, "y": 62.66, "target": "" }, |
| 42 | + |
| 43 | + /*port A PERFECT*/ |
| 44 | + "GND.4": { "x": 97.84, "y": 80.04, "target": "GND" }, |
| 45 | + "VCC.1": { "x": 97.84, "y": 82.58, "target": "power(5)" }, |
| 46 | + "SDA": { "x": 97.84, "y": 85.12, "target": "GPIO1" }, |
| 47 | + "SCL": { "x": 97.84, "y": 87.66, "target": "GPIO2" }, |
| 48 | + |
| 49 | + /*port B*/ |
| 50 | + "G9.2": { "x": 50.84, "y": 101.2, "target": "GPIO9" }, |
| 51 | + "G8.2": { "x": 53.38, "y": 101.2, "target": "GPIO8" }, |
| 52 | + "VCC.2": { "x": 55.92, "y": 101.2, "target": "power(3.3)" }, |
| 53 | + "GND.5": { "x": 58.46, "y": 101.2, "target": "GND" }, |
| 54 | + |
| 55 | + /*port C*/ |
| 56 | + "RX": { "x": 34.3, "y": 101.2, "target": "GPIO18" }, |
| 57 | + "TX": { "x": 36.84, "y": 101.2, "target": "GPIO17" }, |
| 58 | + "VCC.3": { "x": 39.38, "y": 101.2, "target": "power(3.3)" }, |
| 59 | + "GND.6": { "x": 41.92, "y": 101.2, "target": "GND" }, |
| 60 | + |
| 61 | + // internals |
| 62 | + "$gpio37": { "target": ["GPIO37", "lcd1:MOSI"] }, |
| 63 | + "$gpio36": { "target": ["GPIO36", "lcd1:SCK"] }, |
| 64 | + "$gpio3": { "target": ["GPIO3", "lcd1:CS"] }, |
| 65 | + "$gpio35": { "target": ["GPIO35", "lcd1:D/C"] } |
| 66 | + }, |
| 67 | + |
| 68 | + "displays": [ |
| 69 | + { |
| 70 | + "id": "lcd1", |
| 71 | + "x": 11.2, |
| 72 | + "y": 27.5, |
| 73 | + "width": 70.3, |
| 74 | + "height": 53.3, |
| 75 | + "pixelWidth": 320, |
| 76 | + "pixelHeight": 240, |
| 77 | + "flipVertical": true, |
| 78 | + "chip": "ili9342c", |
| 79 | + "touch": { |
| 80 | + "id": "touch1", |
| 81 | + "chip": "ft6336" |
| 82 | + } |
| 83 | + } |
| 84 | + ] |
| 85 | +} |
0 commit comments